A general solution for the electrostatic potential in an atomic-thin-body (ATB) field-effect transistor geometry is presented. The effective electrostatic scaling length, λ eff , is extracted from the analytical model, which cannot be approximated by the lowest order eigenmode as traditionally done in SOI-MOSFETs. An empirical equation for the scaling length that depends on the geometry parameters is proposed. It is shown that even for a thick SiO 2 back oxide λ eff can be improved efficiently by thinner top oxide thickness, and to some extent, with high-k dielectrics. The model is then applied to self-consistent simulation of graphene nanoribbon (GNR) Schottky-barrier field-effect transistors (SB-FETs) at the ballistic limit. In the case of GNR SB-FETs, for large λ eff , the scaling is limited by the conventional electrostatic short channel effects (SCEs). On the other hand, for small λ eff , the scaling is limited by direct source-to-drain tunneling. A subthreshold swing below 100mV/dec is still possible with a sub-10nm gate length in GNR SB-FETs.
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I. INTRODUCTION
Graphene has been attracting considerable attention as an alternative channel material to silicon in CMOS technology [1] - [6] because of its remarkable electrical properties [1] as well as due to the fact that an energy band gap can be induced under certain conditions in this normally gapless material [2] - [4] . Therefore, it may be possible to realize atomic-thin-body (ATB) transistors based on graphene. To date, GNR based transistor operation has been numerically simulated using the nonequilibrium Green's function formalism combined with 3D electrostatics [5] - [6] . A generalized scaling theory for the ATB field-effect transistor (ATB-FET) geometry however, has not been presented, which is different from the well established ultrathin-body (UTB) structures which have comparatively large body thicknesses with a well-defined semiconductor dielectric medium [7] - [9] . In this letter, a new generalized analytical solution is derived to calculate the electrostatic potential in the ATB-FET geometry which is applicable to transistors based on single-layer and few-layer graphene as well as conventional semiconductor materials with body thicknesses below ~ 1nm [10] . On the other hand, carrier transport properties will depend on the individual bandstructure of the specific material. Here, we simulate GNR based Schottky-barrier FETs (SB-FETs) to explore their scalability dependence on geometrical parameters.
II. APPROACH
The structure of a double-gate (DG) ATB transistor is illustrated in Fig. 1(a) . The atomic thin channel material with a length L g and a negligible thickness (assumed to be zero in the model) is placed in between the top and back oxides. The top oxide has a thickness of t tox and dielectric constant of ε tox , and the back oxide is SiO 2 (ε box = 3.9ε 0 ) with a thickness of t box . The potential boundary conditions are as shown in Fig. 1(a) .
It should be noted that due to the negligible body thickness of ATB-FETs the parabolic approximation for the potential across the body cannot be used here as was done in original scaling studies [11] - [12] . Therefore, we use a procedure similar to that in [7] - [9] , whereby the electrostatic potential of the ATB-FET can be written as
where v(x) is the long-channel solution that accounts for the top and bottom boundary conditions, as well as the self-consistent charge induced in the channel (therefore, the solution is valid in both subthreshold as well as above-threshold operation). ul(x, y) and ur(x, y) satisfy the source and drain boundary conditions, respectively, and can be expanded as: , which do not necessarily peak at n = 1 ( Fig.   1(b) ), λ eff cannot be approximated by the first eigenvalue (λ 1 ) as has been traditionally done in SOI-MOSFETs [7] - [9] . For the geometry considered in Fig. 1(b) the first eigenvalue gives λ 1 ≈ 16nm, which shows a large discrepancy to the 2D series solution with λ eff ≈ 1.6nm.
We use the above series solution to simulate GNR SB-FETs, considering a 2nm-wide GNR with an energy band gap of E g = 0.69eV [13] , and source/drain SB height of Φ B = 0.1V.
The Schottky barrier and direct source-to-drain (SD) tunneling are both included on the same footing, whereby the WKB tunneling coefficient is calculated using the imaginary bandstructure of the GNR that treats the electron-hole nature of carriers realistically. Ballistic transport simulations are performed similar to [14] accounting for self-consistent electrostatics, while any edge-induced states in the band gap [15] and phonon scattering [16] are not considered. values at thick SiO 2 box limit where α = 0.6 is the only fitting parameter (Fig. 2) . It is seen in Fig.   2 (a) that λ eff is greatly improved by thinner t tox , and also modulated by t box when it is below a certain thickness (< 50 nm). On the other hand, λ eff and λ emp do not appreciably depend on t box for thicknesses > 50nm. Figure 2(b) plots λ eff as a function of ε tox for different t tox , and shows that λ eff is also improved by high-k top oxide, but the improvement saturates at a certain point [5] [7] .
III. RESULTS AND DISCUSSION
More importantly, even for a thick SiO 2 back oxide, λ eff can be reduced below 2nm by thinning the top oxide thickness.
The transfer characteristics of GNR SB-FETs are shown in Fig. 3(a) for different gate lengths. For the calculated geometry, I on /I off > 10 3 is achieved at a supply voltage of 0.3V.
Figures 3(b) and 3(c)
show the band diagram and the energy-resolved current density in the offstate of the L g = 10nm and 15 nm devices, respectively. For this geometry which has λ eff = 1.45nm, when the channel length is L g ≥ 15nm the subthreshold swing (SS) approaches the 60mV/dec limit, but it degrades to 85mV/dec at L g = 10nm because of direct SD tunneling ( Fig. 3(b) ). Here, we extract the SS values where log 10 (I D )-V GS is nearly linear in Fig. 3 shown that SS degrades significantly for L g /(πλ eff ) ≤ 1.5 ~ 2 due to excessive thermal leakage.
We, however, identify two distinct limiting conditions for SS degradation depending on the device geometrical parameters that are yet practically relevant: 1) for very small λ eff values, SS degradation is mainly due to direct SD tunneling, while 2) at larger λ eff , SS degradation is due to conventional electrostatic short-channel-effects (SCEs) [7] [9] [12] . For thin t tox (1nm and 2.15nm) in Fig. 4(a) with small λ eff , SS degradation for L g below ~ 15nm is due to direct SD tunneling [5] , and not because of electrostatic SCEs. An SS ≤ 100mV/dec is still possible for sub10nm L g with small λ eff values, even though obtaining small off-state currents will be a challenge because of the direct tunneling limit. Nevertheless, narrower GNRs with larger band gaps may alleviate this problem [5] . For thick t tox (5nm and 8nm) in Fig. 4(b) , on the other hand, with large λ eff , SS increases to ~100mV/dec when the conventional L g /(πλ eff ) ≈ 1.5 condition is met [7] [9]
[12]. In other words, in the large λ eff limit, scaling is controlled by the electrostatic SCEs.
Interestingly, when comparing Fig. 2 with SOI-MOSFET simulations in [9] for a similar device geometry, the GNR channel has smaller λ eff than the 5nm thick Si based UTB channel, showing the excellent scaling potential of GNR based ATB-FETs.
IV. CONCLUSIONS
A generalized 2D analytical electrostatic solution is developed for the ATB-transistor
geometry. An empirical equation for the effective scaling length has been proposed which cannot be approximated by the lowest order eigenmode as traditionally done in SOI-MOSFETs. Even for a thick SiO 2 back oxide, the scaling length can be efficiently improved by thinner top oxide, and to some extent, by high-k dielectrics. It is seen that the scalability of GNR SB-FETs can be limited either by direct SD tunneling, or conventional electrostatic SCEs, depending on the geometrical parameters. Compared to conventional UTB-FET geometries, excellent scaling potential of ATB-FETs based on graphene has been demonstrated. The back oxide is 50 nm SiO 2 . 
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